THOMSON SEMICONDUCTORS

EF9364A EF9364B

CRT CONTROLER

The EF9364A/B is a CRT Controller which controls all of the functionassociated with a 16 line \times 64 character video display. Functions include CRT refresh, character entry, and cursor management.

The EF9364A/B contains an internal oscillator which produces the composite sync output. The EF9364B generates a 60 Hz vertical sync which the EF9364A generates a 50 Hz vertical sync.

Standard functions such as ERASE PAGE, ERASE LINE, and ERASE TEND OF LINE make the EF9364A/B easy to interface to any computer ϕ microprocessor, or to use as a stand-alone video processor.

The EF9364A/B requires only +5V power at less than 100 mA. It is main factured in N channel silicon gate technology.


- Single +5V power supply
- 16 line x 64 character display
- On chip sync oscillator
- Complete cursor control
- Automatic scrolling
- Erase functions built in
- Performs character entry during horizontal sync
- Internal blinking cursor
- Page linking logic built in
- LS-TTL compatible


BLOCK DIAGRAM РΤ C1 C2 Co 24 25 CONTROL LOGIC DECODE PAGE END - 11. ST LOGIC CHARACTER ⊷(12 w COMPARATOR POINTER A0 (18)-A4 (22)-ADDRESS BUFFERS A5 (8) Α9 4 VIDEO SYNC GENERATOR RO₀ (11)-RO, 12 -ADDRESS BUFFERS RO₂ (13)-OUTPUT - 14 -28 26 GND VCC 1 SYNI

MOS

(N-CHANNEL, SILICON GATE)

CRT CONTROLLER





THOMSON SEMICONDUCTORS

Sales headquarters 45, av. de l'Europe - 78140 VELIZY - FRANCE Tel. : (3) 946 97 19 / Telex : 204780 F THOMSON COMPONENTS

. DESCRIPTION OF PIN FUNCTIONS

NAME	PIN NO	SYMBOL	FUNCTION				
Crystal in Crystal out	1 2	Q _Ι Q O	Pin one is the sync clock input. It may be driven directly from a TTL gate or from a parallel mode crystal connected between pins one and two. When a crystal is used, a 10 MΩ resistor should be connected in parallel. For standard 6Hz line operation, a 1.018 MHz frequency source or crystal is required (with the EF9364B). For 50 Hz line operation, the EF9364A requires a 1.008 MHz crystal.				
Page Select	3	RS	RS provides automatic page selection when two pages of memory are used. A «zero» output indicates selection of page 1; a logic «one» indicates page 2.				
Memory Address	4-8	A9-A5	Upper order memory addresses lines ; A6-A9 determine which lines of text are being refreshed or written. A5 along with A0-A4 determine the character position.				
Character Clock	9	φ1	Character clock input. Addresses are changed on the trailing edge of ϕ_1 .				
Dot Clock Enable	10	เทเ	A logic zero from $\overline{\text{INI}}$ used to inhibit oscillation of the dot clock for retrace blanking.				
Row Address	11-13	RO ₀ RO ₁ RO ₂	Character Generator row addresses. Blanks are generated by forcing $RO_0\cdot RO_2$ to «000». During character entry, RO_2 gates data into memory to control the erase function. Row addressing follows the sequence 0-1-2-3-4-5-6-7-0-0-0-increment text line-0-1-2-etc.				
Ground	14	GND	Ground.				
Cursor	15	PT	Cursor video output. Indicates cursor location by a 2 Hz blinking underline.				
Data Strobe	16	ST	The rising edge of \overline{ST} strobes the appropriate CO-C2 control word into the EF9364A/B.				
Write	17	w	A positive going signal which indicates that the EF9364A/B is allowing a memory write. W is approximately 4 µs, and occurs during H sync. Memory address lines are latched at the cursor address during W.				
Memory Address	18-22	A0-A4	Lower order memory addresses. A0-A4 plus A5 (pin 8) determine the characte position.				
Command Inputs	23-25	C0-C2	Command inputs are strobed into the EF9364A/B by \overline{ST} . Functions are as follows Function , C_2 C_1 C_0 Page erase and cursor home (top-left) 0 0 0 Erase to end of line and return cursor (to left) 0 0 1 Line feed (cursor down) 0 1 0 0 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0				
Composite Sync	26	SYNC	Positive logic composite sync output. Horizontal sync is generated during VSYN and VSYNC time. A vertical sync output may be generated by logically «ANDing SYNC and INI.				
End of Page	27	RP	This output is used to increment an external page counter when using more the one page of memory.				
Power Supply	28	Vcc	+ 5 volt supply.				

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Voltage on any pin, with respect to ground	V _{in} , V _{out}	- 0.3 to + 7.0	Vdc
Operating temperature range	TA	0 to+ 70	°C
Storage temperature range	T _{stg}	- 65 to+ 150	°C

Permanent device damage may occur if AB-SOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

ELECTRICAL CHARACTERISTICS


 $(T_A = 0^{\circ}C \text{ to + } 70^{\circ}C, V_{cc} = 5.0 \text{ V } \pm 5\%, \text{ unless otherwise noted})$

DC CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Max	Unit
Input voltage levels - (except ϕ 1) Low level High level	VIL VIH	_ 2.2		0. 6 5 –	Vdc Vdc
Input voltage levels - ϕ 1 Low level High level	VIL VIH	_ 3.5	_	0.65 -	Vdc Vdc
Output voltage levels - ($\overline{\text{INI}}$ only) Low level $I_{\text{OL}}=1.9 \text{ mA}$ High level $I_{\text{OH}}=-100 \mu \text{A}$	V _{OL} VOH	2.2		0.4	Vdc Vdc
Output voltage levels - (except $ N $) Low level $I_{OL} = 0.36 \text{ mA}$ High level $I_{OH} = -100 \mu\text{A}$	V _{OL} VOH	_ 2.2	_	0.4	Vdc Vdc
Input current Low level $0 \le V_{in} \le +5 V$	IIL	_	-	10	μА
Input capacitance $ \begin{array}{ll} \text{All inputs} & -(\text{except } \phi \ 1) & \text{$V_{in} = GND$} \\ \phi \ 1 \ \text{only} & \text{$V_{in} = GND$} \\ \end{array} $	C _{in}	_ _	5 17	7 25	pF pF
Power supply current	¹cc	_	100	120	mA


AC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Frequency of control clock ϕ 1	fφ	-	1.6	-	MHz
Crystal frequency EF9364A EF9364B	fx	_	1.008 1.018	-	MHz MHz
φ1 pulse width	twφ	200	-	-	ns
Rise and fall times	$t_{r\phi}$		20	40	ns
Refresh memory address access time	†CA	-	200	250	ns
Character memory address access time	†CRO	-	200	250	ns
RS access time (Read)	tCRS	-	300	1000	ns
PT access time	[†] CPT	-	200	250	ns
INT access time (high to low)	tCIN1	-	100	. 150	ns
SYNC period	†SYNC	-	64	_	μs
SYNC pulse width	sw	-	4	-	μs
INT access time (low to high)	tSINI	-	11	-	μs
RP access time (high to low)	tsRP	_	1	1.5	μs
W access time (low to high)	tsw	_	500	1000	ns
W pulse width	PW	_	4		μs
RP pulse width	RPW	_	10	-	μs
Address to rising edge of INI	^t AiR	0		2.1	μs
Falling edge of INI to address delay	tA _i F	0	_	1	μs
Row to rising edge of INI delay	†RO2IR	0		2.1	μs
Falling edge of INI to row delay	†RO2IF	0		1	μs
RS to rising edge of INI delay	tRSIR	0	-	_	μs




DATA INPUT TIMING





Synchronous operation



Synchronous Operation

Parameter	Symbol	Min	Тур	Max	Unit
ST Pulse Width	STW	0.5	-		μs
CO-C2 Set Up Time (from ST)	tcsT	1	-	_	μs
C0-C2 Hold time (from SYNC)	tsc t	16	_	_	μs
ST Set Up Time (from SYNC)	†STS	1	-	_	μs

Minimum Strobe Period tST (Operation execution time)

	CON	Max			
FUNCTION	C2	C1	CO	Execution time	Unit
Page Erase & Cursor Home	0	0	0	132	ms
Erase to End of Line & Return Cursor	0	0	1	4.2	ms
Line Feed (Cursor Down)	0	1	0	80*	μs
No Operation	0	1	1	80	μs
Cursor Left	1	0	0	80	μs
Erasure of Cursor Line	1	0	1	8.3	ms
Cursor Up	1	1	0	80	μs
Normal Character	1	1	1	80	μs

^{*}Will increase to 8.3 ms when text scroll occurs. See «Scrolling» for conditions.

OPERATION

The EF9364A/B provides all of the control functions required by a CRT display with a minimum of external circuitry.

cuitry.

The cursor and erase commands may be decoded from the data bus by a low cost 256 x 4 PROM.

The EF9364A/B then provides the necessary cursor movement and gates the memory for writing or erasing. Erase is controlled by providing a write signal to RAM, and gating «zeros» to the RAM input bus. Use of an external PROM allows user selection of control words.

The RAM write command, «W», is generated during horizontal retrace. At this time, the RAM address is set to the cursor address. Immediately following the write command, the RAM addresses revert to refresh addressing and the cursor is shifted one character.

CURSOR

The cursor location is indicated by an alternating high on pin 15 (PT) at row 7, and a low on pin 15 with RO $_0$ -RO $_2$ forced low at rows 0-6. These alternate at a 2 Hz rate. If PT is used to force the display on, the result will be a blink of the cursor character position alternating with an underline at a 2 Hz rate.

CHARACTER ENTRY

When a Normal Character code (C2, C1, C0 = 1, 1, 1) and a Data Strobe are received, the write command will be generated during horizontal retrace. If, at the end of

the horizontal retrace, the cursor is at the last position on a line, a carriage return and line feed will automatically occur. When the cursor is at the last position of the last line, a carriage return and up-scroll will automatically occur.

SCROLLING

Scrolling of the screen text will occur under any of the following characteristics:

- 1. Inputting a line feed command when the cursor is at the bottom line of the screen.
- 2. Inputting a character when the cursor is at the bottom right hand side of the screen.

Scrolling will result in the entire top line of the screen being erased and all of the remaining lines shifting up. Alternatively, a Roll (defined as all of the lines shifting up with the previous top line reappearing at the bottom of the screen) may be performed by inhibiting the write signal to the page memory as described in «Extra Functions.»

EXTRA FUNCTIONS

By using the fourth bit of the decoder PROM as a write enable signal, and properly programming the PROM, the additional commands of Home Cursor, Return Cursor, and Roll Screen may be generated. This is done by inhibiting the W signal to the page memory and inputting the control codes, respectively, of Page Erase and Home Cursor, Erase to end of line and Return Cursor, and Line Feed.

