

Der NDR-Klein  
Computer

Gebrauchs-  
und  
Aufbauanleitung

SOUND



Mit der SOUND-Karte des NDR-Klein-Computer lassen sich auf einfache Weise Töne und Geräusche "vom Rechner aus" erzeugen. Das verwandte Spezial-IC enthält 3 unabhängige Tongeratoren, sowie einen Rauschgenerator. Jeder Tongenerator ist sowohl in der Tonhöhe als auch in der Lautstärke programmierbar, beim Rauschgenerator kann die "Tonlage" bestimmt werden.

## SCHALTUNGSBESCHREIBUNG

Kernstück der Schaltung, die auf der SOUND-Karte realisiert wurde, ist die Tongenerator-Schaltung AY-3-8912 (IC5). Der 74LS245 (IC1 <Bidirektionaler Bustreiber>), den sie sicherlich von den meisten anderen Karten des NDR-Klein-Computers kennen, verbindet den Tongenerator mit den Datenleitungen des Busses (D0-D7), also mit der CPU des Systems. Ebenfalls wie auf vielen schon bekannten Karten erfolgt die Dekodierung auch hier durch einen 74LS85 (IC4), der über die Busleitungen A4-A7 angesprochen wird. Speziell vom AY-3-8912 benötigte Signale (BDIR, BC1) werden von den Gattern 74LS02 (IC2) und 74LS32 (IC3) erzeugt.

Zusätzlich ist mit IC7 ein kleiner NF-Verstärker auf der SOUND-Karte untergebracht. Die Lautstärke des Verstärkers können Sie mit dem Trimpotentiometer R4 einstellen. Von diesem NF-Verstärker gelangt das Signal über die Lautsprecherbuchse ST5 direkt an einen kleinen Lautsprecher. Sie können allerdings über die Diodenbuchse ST4 auch an einen externer Verstärker anschließen.

### Die Adressierung

Der AY-3-8912 wird mit 2 Adressen angesprochen. Das Singal B1, das vom 74LS02 (IC2) geliefert wird enthält (auch) eine Adressinformation. Die untere Adresse, hier E0h, führt an ein internes Adressregister. Die darin enthaltene Adresse bewirkt die Auswahl von 16 internen Registern. Die Daten werden über die Adresse E1h an den AY-3-8912 gegeben. Über die Adresse E0h können auch Daten aus den internen Registern gelesen werden.

Die Karte wird adressiert über das Steckfeld ST2.  
Hier ist die Belegung:

D	C	B	A	Adressen
offen	offen	offen	offen	F0h, F1h
offen	offen	offen	gesch.	E0h, E1h (*)
offen	offen	gesch.	offen	D0h, D1h
offen	offen	gesch.	gesch.	C0h, C1h
offen	gesch.	offen	offen	B0h, B1h
offen	gesch.	gesch.	offen	A0h, A1h
offen	gesch.	gesch.	gesch.	90h, 91h
gesch	offen	offen	offen	80h, 81h
:	:	:	:	70h, 71h
gesch	gesch.	gesch.	gesch.	00h, 01h

(\*) Diese Adressen werden vom Grundprogramm MON68K (VS4.3) verwendet.

Die Register des Soundgenerators:

Register	7	6	5	4	3	2	1	0
0: Kanal A Ton LSB: 7		6	5	4	3	2	1	0
1: Kanal A MSB: x	x		x	x	B	A	9	8
2: Kanal B Ton LSB: 7		6	5	4	3	2	1	0
3: Kanal B MSB: x	x		x	x	B	A	9	8
4: Kanal C Ton LSB: 7		6	5	4	3	2	1	0
5: Kanal C MSB: x	x		x	x	B	A	9	8
6: Rauschperiode : x	x		x	x	3	2	1	0
7: Freigabe 0=an : I/O	I/O	I/O	Rausch	Rausch	Rausch	Ton	Ton	Ton
IOB	IOA	C	B	A	C	B	A	
8: Kanal A Amplit.: x	x		x	M	L3	L2	L1	L0
9: Kanal B Amplit.: x	x		x	M	L3	L2	L1	L0
A: Kanal C Amplit.: x	x		x	M	L3	L2	L1	L0
B: Hüllkurven- periode LSB : 7		6	5	4	3	2	1	0
C: Hüllkurven- periode MSB : F		E	D	C	B	A	9	8
D: Hüllkurvenform : x	x		x	x	Cont.	ATT	ALT	HOLD
E: I/O (Port A) : 7		6	5	4	3	2	1	0

Mit den Registern 0 bis 5 wird die Tonhöhe der einzelnen Generatoren eingestellt. Jeweils zwei Register bestimmen einen Ton. Der Eingangstakt wird durch 16 dividiert, sodann wird durch Herunterzählen eines 12bit-Zählers, der mit dem angegebenen Wert geladen wird, die Ausgangsfrequenz erzeugt.

Mit Register 6 wird die Rauschquelle programmiert. Durch Teilen der Taktfrequenz durch 16 wird die Grundfrequenz des Rauschgenerators erreicht. Ein 5bit-Wert lädt dann wieder einen Zähler, der heruntergezählt wird. Damit wird dann die Frequenz des Rauschgenerators eingestellt.

Mit Register 7 können die einzelnen Quellen freigegeben werden. Eine 0 gibt sie frei. Über dieses Register wird aber auch der Parallelport im Rauschgenerator-IC freigegeben. Eine 0 definiert hier den Port als Eingang.

Mit den drei Registern 8 bis A kann die Amplitude von Ton oder Rauschen (drei Kanäle) bestimmt werden. Ein Wert von 0 bis 15 gibt die Lautstärke, die logarithmisch eingestellt werden. Soll ein Kanal ausgeschaltet werden, wird der Wert auf 0 gesetzt. Ist Bit4 gesetzt, wird die Lautstärkeneinstellung von einem Hüllkurvengenerator gesteuert. Die Hüllkurvenperiode lässt sich


mit den Registern B und C einstellen, wobei, um auch Perioden von großer Zeitdauer erhalten zu können, mit 16 Bit gearbeitet wird.

Mit Register D kann die Hüllkurvenform eingestellt werden.

Register D

B3 B2 B1 B0

Ausgangsform der Hüllkurve




Der Sound-Generator arbeitet mit einer Frequenz von 2MHz. Um diese Frequenz unabhängig vom jeweiligen Prozessortakt zu erhalten, wird sie mit einem Taktoszillator auf der Karte erzeugt. Der Taktoszillator umfaßt die Bauteile Q, IC6, C6, C8 und L1. Der 74LS321 (IC6<Oszillatator>) teilt die vom 4MHz-Quarz kommende Frequenz, die dann zum Pin 15 des AY-3-8912 geführt wird.

Auf den Stecker ST1 ist der Parallelport, den der AY-3-8912 beinhaltet herausgeführt. Er kann also von diesem Steckfeld aus verdrahtet werden.

SCHALTUNG


ST 3



## STÜCKLISTE

Stück	Aufdruck	Beschreibung
1	IC 1	Int. Schaltung 74LS245
1	IC 2	Int. Schaltung 74LS02
1	IC 3	Int. Schaltung 74LS32
1	IC 4	Int. Schaltung 74LS85
1	IC 5✓	Int. Schaltung AY-3-8912
1	IC 6✓	Int. Schaltung 74LS321
1	IC 7✓	Int. Schaltung LM386N-1
1	Q	4MHz Quarz
1	C 1	Folien Kondensator luF
7	C 2,3,4,5,6,7,8	Keram. Kondensator 100nF
1	C 9	Elektrolyt Kondens. 220uF/10V
1	C10	Keram. Kondensator 47nF
3	C11,12,13	Tantal Kondensator 10uF/16V
1	L 1	Festinduktivität 47uH
1	R 1	Widerstands Array 4x4,7 Kohm
1	R 2	Widerstand 10KOhm
1	R 3	Widerstand 1Kohm
1	R 4	Trimmpotentiometer 10KOhm
1	R 5	Widerstand 100Ohm
2	ST 1,2	Stiftleiste 2x4pin
1	ST 4	Stiftleiste abgew. 54pin
1	ST 5	Diodenbuchse 5polig zur Platinenmontage
		Lautsprecherbuchse zur Platinenmontage
1	zu IC 1	IC-Sockel DIL 20
2	zu IC 2,3	IC-Sockel DIL 14
2	zu IC 4,6	IC-Sockel DIL 16
1	zu IC 5	IC-Sockel DIL 28
1	zu IC 7	IC-Sockel DIL 8
4		Jumper
1		Leiterplatte
		Versionsnummer 226-84.50

BESTÜCKUNGSDRUCK



## BESTÜCKUNG

Beginnen Sie (wie immer) mit der Bestückung der passiven Bauteile und der Steckerleisten. Achten Sie darauf, daß, wenn Sie die 54polige abgewinkelte Steckerleiste einlöten, alle Pins dieser Leiste parallel zur Leiterplatte stehen. Das gewährleistet, daß die Karte später "gut" in die Buchsen des Busses paßt. Löten Sie nun die Widerstände ein. Winkeln sie die Widerstände am besten vor dem Einlöten ab. Mit einem Seitenschneider sollten Sie nach dem Einlöten die an der Lötseite überstehenden Drähte abschneiden. Vorsicht beim Einlöten des Widerstands Array. Es hat einen gemeinsamen Pol, der auf dem Körper des Netzwerkes mit einem kleinen Punkt (neben der Beschriftung gekennzeichnet.) Im Bestückungsdruck der Karte ist dieser Punkt durch ein kleines Quadrat markiert. Löten Sie nun auch die Festinduktivität L1 ein, die ähnlich wie ein Widerstand aussieht, aber etwas größer ist. Als nächstes kommen die Kondensatoren. Beginnen Sie mit den keramischen Kondensatoren C2 - 8 und C10. Sie wissen, daß keramische Kondensatoren ungepolt sind. Sie müssen hier also nicht auf Plus- oder Minuspol achten, wie bei den Tantal-Kondensatoren C11 - 13, die nun als nächstes eingelötet werden. Auf den Körpern der Kondensatoren finden Sie ein kleines "+"-Zeichen. Auch im Bestückungsdruck finden Sie ein solches Zeichen. Das Beinchen des Kondensators, das dem "+"-Zeichen am nächsten ist, gehört in den auf der Karte mit "+" gekennzeichneten Lötpunkt. Auch der Elektrolykkondensator C9 ist gepolt. Bei ihm ist der auf dem Metallkörper der Minuspol gekennzeichnet. Auf der Karte finden Sie den Pluspol markiert. Seien Sie bitte beim Einlöten der gepolten Kondensatoren sehr sorgfältig, denn, wenn Sie an einen falsch gepolten Kondensator Spannung anlegen, kann der sich mit Knall und Stichflamme "verabschieden". Der Folienkondensator C1 ist ungepolt. Bei dem besteht also keine "Explosionsgefahr". Löten Sie als nächstes den Quarz, die IC-Fassungen und beiden Buchsen und das Trimpotentiometer ein. Wenn Sie die Buchsen und das Potentiometer an der Frontplatte Ihres Rechners unterbringen wollen, verdrahten Sie die Buchsen und das Potentiometer. Beim Trimpotentiometer finden Sie auch eine kleine Plastikachse. Wenn Sie diese Achse montieren, läßt sich das Poti erheblich leichter einstellen, als mit einem Schraubenzieher. Wenn Sie nun die IC-Fassungen einlöten, achten Sie bitte auf die im Bestückungsdruck angebrachten Markierungen. Sie bezeichnen (wie bei allen Karten) die Lage der integrierten Schaltungen. Auch die IC-Fassungen sind mit einer kleinen Kerbe (Dreieck) entsprechend gekennzeichnet. Löten Sie also die Fassungen schon richtig herum ein. Dann haben Sie nach dem Einlöten der Fassungen auch keine Schwierigkeiten, die ICs richtig herum einzustecken, denn auf dem Plastikkörper der integrierten Schaltungen finden Sie wiederum eine Kerbe, die sich in der Lage mit den

Markierungen des Bestückungsdruckes und der IC-Fassungen decken soll. Nun sollten Sie, bevor Sie die ICs einsetzen einmal die Versorgungsspannungen messen. Stecken sie die Karte in den Bus und messen Sie: an Pin20 von IC1 müssen ebenso +5V zu messen sein, wie an Pin14 von IC2, Pin14 von IC3, Pin 16 von IC4, Pin3 von IC5, Pin11 und 16 von IC6 und Pin6 von IC7. Wenn das der Fall ist, stecken Sie die ICs nun vorsichtig ein. Winkeln Sie unter Umständen die Beinchen auf einer geraden Fläche etwas an, damit Sie besser in die Fassungen eingeführt werden können. Kontrollieren Sie nun noch einmal die Lage. In der unteren Reihe "schauen" nun alle IC's (IC1,2,3,4) nach links, darüber weist das IC5 nach rechts und IC 6 und 7 nach unten.

Kontrollieren Sie nun (möglichst mit einer Lupe) alle Lötverbindungen, um "kalten" Lötstellen auf die Spur zu kommen. Häufig glänzen "kalte" Lötstellen nicht, sondern wirken, da bei ihnen das Lot nicht "geflossen" ist, matt. Löten Sie verdächtige Lötstellen nach. "Kalte" Lötstellen gehören zu den häufigsten Fehlern und sind oft, wenn sie nicht bei der Sichtkontrolle gefunden werden, oft schlecht zu lokalisieren. Kontrollieren Sie nun (mit der Lupe) auch noch einmal auf der Bestückungsseite, ob alle integrierten Schaltungen richtig stecken. Es kommt vor, daß ein Beinchen eine Bausteins statt in die Fassung zu gleiten, abknickt und nahezu unsichtbar unter dem Plastikkörper des ICs verschwindet.

In Rolf-Dieter Kleins Buch "Mikrocomputer selbstgebaut und programmiert" (2. Auflage) finden Sie auf Seite 201 ein kleines Testprogramm, mit dem Sie die Funktion der Schaltung leicht überprüfen können. Auf den Seiten 319 - 323 finden Sie dort auch Listings für einige Beispielprogramme für "Gerauschdemos".

#### HÄUFIGE FEHLER:

Häufigster bisher aufgetretener Fehler war die falsche Adressierung der SOUND-Karte. Beachten Sie also genau die Seite 2 dieser Beschreibung.

Außerdem wurde relativ häufig das Widerstandsnetzwerk falsch herum eingelötet und der Elektrolytelfko verpolzt.

## HINTERGRUND

TTL  
MSI

### TYPES SN54LS320, SN54LS321, SN74LS320, SN74LS321 CRYSTAL-CONTROLLED OSCILLATORS

D2418 DECEMBER 1978 REVISED JANUARY 1981

#### 'LS320

- Crystal-Controlled Oscillator Operation from 1 MHz to 20 MHz
- 2-Phase Driver Outputs

#### 'LS321

- Similar to 'LS320 But Includes f/2 and f/4 Count-Down Outputs

#### description

The 'LS320 is a crystal-controlled oscillator/clock driver. It features complementary standard and high-current driver outputs. A synchronization flip flop is included.

The driver outputs, F and  $\bar{F}$ , have very low impedance and can be used to drive highly capacitive TTL level lines. If the driver outputs are not used, then the VCC terminal can be left open.


The 'LS321 is identical to the 'LS320 except it additionally features two count down outputs, F/2 and  $F/4$ .

These circuits were designed for series resonant crystal control of frequency, and capacitative control is not recommended. If a fundamental crystal is used an inductor of 5 to 100  $\mu\text{H}$  with a Q<sub>0</sub> of 30 to 40, or a resistor of 130  $\Omega$ , is required to be connected between the tank 1 and tank 2 inputs. If a third overtone crystal is used, a tuned tank is necessary. The XTAL 1 and XTAL 2 inputs have an input capacitance of 30 to 32 pF.

Interaction of the driver outputs with the other outputs limits useful frequencies as shown in the frequency limits table.


The SN54LS320 and SN54LS321 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS320 and SN74LS321 are characterized for operation from 0°C to 70°C.

SN54LS320 ... JORW PACKAGE  
SN74LS320 ... JORN PACKAGE  
(TOP VIEW)



NC NO INTERNAL CONNECTION

SN54LS321 ... JORW PACKAGE  
SN74LS321 ... JORN PACKAGE  
(TOP VIEW)




#### FREQUENCY LIMITS


OUTPUTS IN USE	V <sub>CC</sub>	V <sub>CC'</sub>	f <sub>max</sub>
Driver outputs only	5 V	5 V	20 MHz
Other outputs only	5 V	Open	20 MHz
Driver and any other outputs	5 V	5 V	10 MHz

# TYPES SN54LS320, SN54LS321, SN74LS320, SN74LS321 CRYSTAL-CONTROLLED OSCILLATORS

functional block diagram (positive logic)



logic symbols



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Supply voltage, $V_{CC'}$	7 V
Input voltage to FFD terminal	7 V
Operating free air temperature range SN54LS320, SN54LS321	-0.5 V to 7 V
SN74LS320, SN74LS321	-55°C to 125°C
Storage temperature range	0°C to 70°C
	-65°C to 150°C

NOTE 1. Voltage values are with respect to network ground terminals.

## recommended operating conditions

	SN54LS320			SN74LS320 SN74LS321			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Supply voltage, $V_{CC'}$	4.5	5	5.5	4.75	5	5.25	V
High level output current, $I_{OH}$	$I_{OH}$ or $F$	-12		-24			
	$F, F', F/2, F/4$	-0.4		-0.4			mA
Low level output current, $I_{OL}$	$I_{OL}$ or $F$	12		24			
	$F, F', F/2, F/4$	4		8			mA
Output frequency, $f_{out}$	$F/2$ (LS321)	0.5	10	0.5	10		
	$F/4$ (LS321)	0.25	5	0.25	5		MHz
	$F$ or $F'$	1	20	1	20		
Operating free air temperature, $T_A$	-55	125	0	70			°C



## Audio, Radio and TV Circuits

### LM386 low voltage audio power amplifier

#### general description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value up to 200.

The inputs are ground referenced while the output is automatically biased to one half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.

#### features


- Battery operation
- Minimum external parts
- Wide supply voltage range 4V–12V or 5V–18V
- Low quiescent current drain 4 mA

- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion
- Eight pin dual in-line package


#### applications

- AM/FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

#### equivalent schematic and connection diagrams




Dual In Line Package




Order Number LM386N 1, LM386N 2,  
LM386N 3 or LM386N 4  
See NS Package NDBB

#### typical applications

Amplifier with Gain = 20  
Minimum Parts



Amplifier with Gain = 200



### absolute maximum ratings

Supply Voltage (LM386N)	15V	Storage Temperature	-65°C to +150°C
Supply Voltage (LM386N 4)	22V	Operating Temperature	0°C to +70°C
Package Dissipation (Note 1) (LM386A)	1.25W	Junction Temperature	+150°C
Package Dissipation (Note 2) (LM386)	660 mW	Lead Temperature (Soldering, 10 seconds)	+300°C
Input Voltage	±0.4V		

### electrical characteristics TA = 25°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage (Vs)					
LM386	Vs = 6V, Vin = 0	4		12	V
LM386N 4		5		18	V
Quiescent Current (Iq)					
Output Power (Pout)	Vs = 6V, Vs = 6V, Rl = 8Ω, THD = 10%	4		8	mA
LM386N 1	Vs = 6V, Rl = 8Ω, THD = 10%	250	325		mW
LM386N 2	Vs = 7.5V, Rl = 8Ω, THD = 10%	400	500		mW
LM386N 3	Vs = 9V, Rl = 8Ω, THD = 10%	500	700		mW
LM386N 4	Vs = 16V, Rl = 32Ω, THD = 10%	700	1000		mW
Voltage Gain (Av)	Vs = 6V, f = 1 kHz 10μF from Pin 1 to B	26			dB
Bandwidth (BW)	Vs = 6V, Pins 1 and B Open	46			dB
Total Harmonic Distortion (THD)	Vs = 6V, Rl = 8Ω, Pout = 125mW f = 1 kHz, Pins 1 and B Open	300			kHz
Power Supply Rejection Ratio (PSRR)	Vs = 6V, f = 1 kHz, Cbias = 10μF Pin 1 and B Open, Referred to Output	0.2			%
Input Resistance (Rin)		50			dB
Input Bias Current (Ibias)	Vs = 6V, Pins 2 and 3 Open	50			kΩ
		250			nA

Note 1. For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 100°C/W junction to ambient.

Note 2. For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 187°C junction to ambient.

### application hints

#### GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 kΩ resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 kΩ resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series Rb from pin 1 to 5 paralleling the internal 15kΩ resistor. For 6 dB effective bass boost, R ≥ 15kΩ, the lowest value for good stable operation is R = 10kΩ if pin 8 is open. If pins 1 and 8 are bypassed then R as low as 2 kΩ can be used. This restriction is because the amplifier is only compensated for closed loop gains greater than 9.

#### INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 kΩ resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 kΩ it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 kΩ, then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.

When using the LM386 with higher gains (bypassing the 1.35 kΩ resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1μF capacitor or a short to ground depending on the dc source resistance on the driven input.

GENERAL INSTRUMENT

AY-3-8910 AY-3-8912  
AY-3-8913

## Programmable Sound Generator

### FEATURES

- Full Software Control of Sound Generation
- Interfaces to Most 8-Bit and 16-Bit Microprocessors
- Three Independently Programmed Analog Outputs
- Two 8-Bit General Purpose I/O Ports (AY-3-8910)
- One 8-Bit General Purpose I/O Port (AY-3-8912)
- Single +5 Volt Supply

### DESCRIPTION

The AY-3-8910/8912/8913 Programmable Sound Generator (PSG) is a LSI Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912/8913 is manufactured in the General Instrument N-Channel Ion Implant Process. Operation requires a single +5V power supply, a TTL compatible clock, and a microprocessor controller such as the General Instrument 16-bit CP1610 or one of the PIC1650 series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signaling and FSK modems. The analog sound outputs can each provide 4 bits of logarithmic digital-to-analog conversion, greatly enhancing the dynamic range of the sounds produced.

In order to perform sound effects while allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable channels available in the PSG.

All of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor PSG system would also require interface between the outside world and the microprocessor, this interface is built into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package. The AY-3-8912 has one port and 28 leads; the AY-3-8913 has no ports and 24 leads.

### PIN FUNCTIONS

**DA7-DA0** (input/output/high impedance) pins 30..37 (AY-3-8910)  
**Data/Address 7-0:** pins 21..28 (AY-3-8912)  
**pins 2..11 (AY-3-8913)**

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode DA7-DA0 correspond to Register A and pins D7-D0 in the address mode. DA3-DA0 select the register number (A7-A1) and a DA7-DA4 in conjunction with address inputs A9 and A8 for the high order address (chip select).

**A8 (input)** pin 25 (AY-3-8910)  
pin 17 (AY-3-8912)

pin 23 (AY-3-8913)

**A9 (input)** pin 24 (AY-3-8910)  
pin 22 (AY-3-8912)


(not provided on AY-3-8912)

**Address 9, Address 8**

The extra address bits are made available to enable the positioning of the PSG (containing 16 Kbytes of memory space) in a total 1.024 word memory area rather than in a 256 word memory area as defined by address bits DA7-DA0 alone. If the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull down (A9) or pull-up (A8) resistor. In "noisy" environments, however, it is recommended that A9 and A8 be tied to an external ground and +5V respectively if they are not to be used.


### PIN CONFIGURATIONS

40 LEAD DUAL IN LINE  
AY-3-8910




28 LEAD DUAL IN LINE

AY-3-8912



24 LEAD DUAL IN LINE

AY-3-8913



## AY-3-8910 ■ AY-3-8912 AY-3-8913

INSTRUMENT

**RESET** (input) pin 23 (AY 3-8910) pin 21 (AY 3-8913)  
pin 16 (AY 3-8912)

For initialization power-on purposes, applying a logic 0 (ground) to the Reset pin will reset all registers to 0. The Reset pin is provided with an on-chip pull-up resistor.

**CLOCK** (input) pin 22 (AY 3-8910) pin 20 (AY 3-8913)  
pin 15 (AY 3-8912)

This TTL-compatible input supplies the timing reference for the Tone, Noise and Envelope Generators.

**BDIR BC2 BC1** (inputs) pins 27-28-29 (AY 3-8910)  
pins 18-19-20 (AY 3-8912) pins 2-3 (No BC2 on AY 3-8913)  
**Bus Direction Bus Control 2.1** (see below)

These bus control signals are generated directly by the CP1610 series of microprocessors to control all external and internal bus operations in the PSG. When using a processor other than the CP1610, these signals can be provided either by comparable bus expanders or by simulating the signals on I/O lines of the processor. The PSG decodes these signals as illustrated in the following

	E	B	C	CP1610	PSG
	E	B	C	FUNCTION	FUNCTION
0	0	0	0	NACT INACTIVE See 010 (DA0)	
0	0	0	1	ADAR LATCH ADDRESS See 111 (INTAK)	
0	1	0	0	TAB INACTIVE The PSG is inactive. DA7-DAD are at high impedance state	
0	1	1	0	DTB READ ADDRESS The signal causes the contents of the register which is currently addressed to appear on the PSG CPU bus. DAT-DAD are in the output mode	
1	0	0	0	RAR LATCH ADDRESS See 111 (INTAK)	
1	0	0	1	DW WRITE ADDRESS (RA0)	
1	0	1	0	DWS WRITE TO PSG The signal indicates that the bus contains register data which should be latched into the currently addressed register. DAT-DAD are in the input mode	
1	1	0	0	INTAK LATCH ADDRESS See 111 (INTAK) This signal informs the bus controller that another address should be latched into the PSG. DAT-DAD are in the input mode	

While interfacing to a processor other than the CP1610 would simply require simulating the above decoding, the redundancies in the PSG functions vs. bus control signals can be used to advantage in that only four of the eight possible decoded bus functions are required by the PSG. This could simplify the programming of the bus control signals to the following which would only require that the processor generate two bus control signals (BDIR and BC1, with BC2 tied to SV). This is the case with the AY-3-8913 with BC2 pulled high internally.

	E	B	C	PSG
0	1	0	0	INACTIVE
1	0	0	0	WEAWE WRITE ADDRESS (RA0)
1	1	0	0	LATCH ADDRESS

**ANALOG CHANNEL A, B, C** (outputs) pins 4, 3, 38 (AY-3-8910)  
pins 5, 4, 14 (AY-3-8912) pins 17, 15, 18 (AY-3-8913)

Each of these signals is the output of its corresponding D/A Converter and provides an up to 16 peak-peak signal representing the complex sound waveforms generated by the PSG

**10A7-10A9** (input/output) pins 7-14 (AY 3-8912) (not provided on AY-3-8913)

**10B7-10B9** (input/output) pins 6-13 (AY 3-8912) (not provided on AY-3-8912) (not provided on AY-3-8913)

**Input/Output A7-A9, B7-B9**

Each of these two parallel input/output ports provides 8 bits of parallel data to from the PSG CPU bus to any external devices connected to the IOA or IOB pins. Each pin is provided with an on-chip pull-up resistor. In the input mode, all pins will read normally high. Therefore, the recommended method for scanning external switches would be to ground the input bit TEST 1, pin 39 (AY 3-8910), pin 14 (AY 3-8912), pin 2 (AY 3-8912) TEST 2, pin 20 (AY 3-8910), pin 12 (AY 3-8912), pin 6 (AY 3-8912) (not connected on AY 3-8912).

These pins are for General Instrument test purposes only and should be connected to ground as follows:  
V<sub>DD</sub>, pin 40 (AY 3-8910) pin 13 (AY 3-8912) pin 3 (AY 3-8912)

Minimal +5VDC power supply to the PSG.  
V<sub>SS</sub>, pin 1 (AY 3-8910) pin 19 (AY 3-8912) pin 6 (AY 3-8912)

Ground reference for the PSG (A7-A9, B7-B9 only).

This input/output port enables the PSG to read data on the data bus or write data from the data bus to one of the internal registers. For these above operations to occur, this signal must be true in addition to the current bus address being a valid PSG address. This signal must be valid for all read and write operations. The pin has an internal pull-down to V<sub>SS</sub>.

## AY-3-8910 ■ AY-3-8912 AY-3-8913

INSTRUMENT


### ARCHITECTURE

The AY-3-8910/8912/8913 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.

All functions of the PSG are controlled through the 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks.

### REGISTER ARCHITECTURE

The principal element of the PSG is the array of 16 read/write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data address bus and 2 separate address bits AB and AD) are decoded as follows:



The four low order address bits select one of the 16 registers (RD-R15). The six high order address bits function as chip selects to control the tri-state bidirectional buffers (when the high order address bits are incorrect, the bidirectional buffers are forced to a high-impedance state). High order address bits A9-A8 are lashed in the PSG design to recognize a 01 code; high order address bits DA7-DA4 may be programmed to any 4-bit code by a special order factor mask modification. Unless otherwise specified, address bits DA7-DA4 are programmed to recognize a 0000 code. A valid high order address latches the register address (the lower order 4 bits) in the Register Address Latch/Decoder block. A latched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need for redundant re-addressing.

Conditioning of the Register Address Latch/Decoder and the Bidirectional Buffers to recognize the bus function required (inactive latch address, write data, or read data) is accomplished by the Bus Control Decode block.

### \_SOUND GENERATING BLOCKS

The basic blocks in the PSG which produce the programmed sounds include

**Tone Generators** produce the basic square wave tone frequencies for each channel (A,B,C)

**Noise Generator** produces a frequency modulated pseudo random pulse width square wave output

**Mixers** combine the outputs of the Tone Generators and Noise Generator. One for each channel (A,B,C).

**Amplitude Control** provides the D/A Converters, with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control, the variable amplitude is accomplished by using the output of the Envelope Generator.

**Envelope Generator** produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.


**D/A Converters** the three D/A Converters each produce up to a 16 level output signal as determined by the Amplitude Control

### I/O PORTS

Two additional blocks are shown in the PSG Block Diagram which have nothing directly to do with the production of sound—these are the two I/O Ports (A and B). Since virtually all uses of microprocessors involve interfacing between the outside world and the processor, this facility permits direct transfer of PSG Data to/from the CPU but may be read/written to either of the 8-bit I/O Ports without affecting any other function of the PSG. The I/O Ports are TTL-compatible and are provided with internal pull-ups on each pin. Both Ports are available on the AY-3-8910 only. I/O Port A is available on the AY-3-8912 no ports are available on the AY-3-8913.

GENERAL  
INSTRUMENT

AY-3-8910 ■ AY-3-8912  
AY-3-8913



PSG BLOCK DIAGRAM


**OPERATION**

Since all functions of the PSG are controlled by the processor via a series of register loads, a detailed description of the PSG operation can best be accomplished by relating each PSG function to the control of its corresponding register. The function of creating or programming a specific sound or sound effect logically follows the control sequence listed.

Operation	Registers	Function
Tone Generator Control	R0, R5	Program tone periods
Noise Generator Control	R6	Program noise period
Mixer Control	R7	Envelope tone and/or noise on selected channels
Amplitude Control	R10, R12	Select fixed or envelope variable amplitudes
Envelope Generator Control	R13, R15	Program envelope period and select envelope pattern

**Tone Generator Control**  
(Registers R0, R1, R2, R3, R4, R5)

The frequency of each square wave generated by the three Tone Generators (one each for Channels A, B and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 12-bit Tone Period value. Each 12-bit value is obtained in the PSG by combining the contents of the relative Coarse and Fine Tune registers, as illustrated in the following.

**Noise Generator Control**  
(Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 5-bit Noise Period value. This 5-bit value consists of the lower 5 bits (B4-B0) of register R6, as illustrated in the following.


**Mixer Control-I/O Enable**  
(Register R7)

Register R7 is a multi-function enable register which controls the three Noise Tone Mixers and the two general purpose I/O Ports.


The Mixer, as previously described, controls the noise and tone frequencies for each of the three channels. The determination of controlling neither, either both noise and tone frequencies on each channel is made by the state of bits R5, R0 of R7.

The I/O function input or output of the two general purpose I/O Ports (IOA and IOB) is determined by the state of bits R7 and R6 of R7.

These functions are illustrated in the following.

**Amplitude Control**  
(Registers R10, R11, R12)


The amplitudes of the signals generated by each of the three D/A Converters (one each for Channels A, B and C) is determined by the contents of the lower 5 bits (B4-B0) of registers R10, R11, and R12 as illustrated in the following.

**Envelope Generator Control**  
(Registers R13, R14, R15)

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG; first it is possible to vary the frequency of the envelope using registers R13 and R14, and second, the relative shape and cycle pattern of the envelope can be varied using register R15. The following paragraphs explain the details of the envelope control functions describing first the envelope period control and then the envelope shape/cycle control.


**ENVELOPE PERIOD CONTROL (Registers R13, R14)**

The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programmed 16-bit Envelope Period value. This 16-bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune registers, as illustrated in the following.

**ENVELOPE SHAPE/CYCLE CONTROL (Register R15)**

The Envelope Generator further counts down the envelope frequency by 16, producing a 16-state per cycle envelope pattern as defined by its 4-bit counter output E3E2E1E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/count down) of the 4-bit counter and by defining a single cycle or repeat-cycle pattern.

This envelope shape/cycle control is contained in the lower 4 bits (B3-B0) of register R15. Each of these 4 bits controls a function in the envelope generator, as illustrated in the following.



GENERAL INSTRUMENT


AY-3-8910 ≈ AY-3-8912  
AY-3-8913

Fig. 1 ENVELOPE SHAPE/CYCLE OPERATION






Fig. 3 D/A CONVERTER OUTPUT


Fig. 2 DETAIL OF TWO CYCLES OF Fig. 1  
(ref. waveform "1010" in Fig. 1)Fig. 4 SINGLE TONE WITH ENVELOPE SHAPE/CYCLE  
PATTERN 1010

#### I/O Port Data Store (Registers R16, R17)

Registers R16 and R17 function as intermediate data storage registers between the PSG-CPU data bus (DA0-DAT7) and the two I/O ports (IOA7-IOA0 and IOB7-IOB0). Both ports are available in the AY-3-8910 only. I/O Port A is available in the AY-3-8912, none are available on the AY-3-8913. Using registers R16 and R17 for the transfer of I/O data has no effect on sound generation.

#### D/A Converter Operation

Since the primary use of the PSG is to produce sound for the highly imperfect amplitude detection mechanism of the human ear, the D/A conversion is performed in logarithmic steps with a maximum voltage range of from 0 to 1 Volt. The specific amplitude control of each of the three D/A Converters is accomplished by the three sets of 4-bit outputs of the Amplitude Control block, while the Mixer outputs provide the base signal frequency (Noise and/or Tone).

Fig. 5 MIXTURE OF THREE TONES  
WITH FIXED AMPLITUDES

## ELECTRICAL CHARACTERISTICS (AY-3-8910, AY-3-8912)

## Maximum Ratings\*

Storage Temperature .....	-55°C to +150°C
Operating Temperature .....	0°C to +40°C
V <sub>I</sub> , and all other Input/Output	
Voltages with Respect to V <sub>SS</sub> .....	-0.3V to +8.0V

\* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

## Standard Conditions (unless otherwise noted)

V<sub>CC</sub> = +5V ±5%V<sub>SS</sub> = GND

Operating Temperature : 0°C to +40°C

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
<b>DC CHARACTERISTICS</b>						
All Inputs						
Low Level	V <sub>IL</sub>	0	—	0.6	V	
High Level	V <sub>IH</sub>	2.4	—	V <sub>CC</sub>	V	
All Outputs (except Analog Channel Outputs)						
Low Level	V <sub>OL</sub>	0	—	0.5	V	I <sub>OL</sub> = 1.6mA, 20pf
High Level	V <sub>OH</sub>	2.4	—	V <sub>CC</sub>	V	I <sub>OH</sub> = 100µA, 20pf
Analog Channel Outputs	V <sub>O</sub>	0	—	60	dB	Test Circuit: Fig. 6
Power Supply Current	I <sub>CC</sub>	—	45	85	mA	
<b>AC CHARACTERISTICS</b>						
Clock Input						
Frequency	f <sub>C</sub>	1	—	2	MHz	
Rise Time	t <sub>R</sub>	—	—	50	ns	
Fall Time	t <sub>F</sub>	—	—	50	ns	
Duty Cycle	—	25	50	85	%	Fig. 7
Bus Signals (BDIR, BC2, BC1)						
Associative Delay Time	t <sub>AD</sub>	—	—	50	ns	
Reset						
Reset Pulse Width	t <sub>WR</sub>	500	—	—	ns	
Reset to Bus Control Delay Time	t <sub>RR</sub>	100	—	—	ns	Fig. 8
A9, A8, DA7-DA0 (Address Mode)						
Address Setup Time	t <sub>AS</sub>	400	—	—	ns	
Address Hold Time	t <sub>AH</sub>	100	—	—	ns	Fig. 9
DA7-DA0 (Write Mode)						
Write Data Pulse Width	t <sub>WD</sub>	500	—	10,000	ns	
Write Data Setup Time	t <sub>WS</sub>	50	—	—	ns	
Write Data Hold Time	t <sub>WH</sub>	100	—	—	ns	Fig. 10
DA7-DA0 (Read Mode)						
Read Data Access Time	t <sub>RD</sub>	—	250	500	ns	
DA7-DA0 (Inactive Mode)						
Tristate Delay Time	t <sub>TD</sub>	—	100	200	ns	Fig. 11

\*\* Typical values are at +25°C and nominal voltages




Fig. 6 ANALOG CHANNEL OUTPUT TEST CIRCUIT

GENERAL  
INSTRUMENTAY-3-8910 & AY-3-8912  
AY-3-8913

## ELECTRICAL CHARACTERISTICS (AY-3-8913)

## Maximum Ratings\*

Storage Temperature .....	-55°C to +150°C
Operating Temperature .....	0°C to +70°C
V <sub>CC</sub> and all other Input/Output Voltages with Respect to V <sub>SS</sub> .....	-0.3V to +8.0V

## Standard Conditions (unless otherwise noted):

V<sub>CC</sub> = +5V ±5%V<sub>SS</sub> = GND

Operating Temperature = 0°C to +70°C

\* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristics	Sym	Min	Max	Units	Conditions
<b>DC CHARACTERISTICS</b>					
<b>Input Voltage Levels</b>					
Low Level	V <sub>IL</sub>	0	0.7	V	
High Level	V <sub>IH</sub>	2.2	V <sub>CC</sub>	V	
<b>Output Voltage Levels (except Analog Channel Outputs)</b>					
Low Level	V <sub>OL</sub>	0	0.4	V	1 TTL Load
High Level	V <sub>OH</sub>	2.4	V <sub>CC</sub>	V	+100pf
<b>Analog Channel Outputs</b>					
Power Supply Current	I <sub>CC</sub>	—	2000	μA	Test Circuit Fig. 6
<b>AC CHARACTERISTICS</b>					
<b>Clock Input</b>					
Frequency	f <sub>C</sub>	1	2.5	MHz	
Rise Time	t <sub>R</sub>	—	50	ns	
Fall Time	t <sub>F</sub>	—	50	ns	
Duty Cycle	—	40	60	%	
<b>Bus Signals (BD1R, BC2, BC1)</b>					
Associative Delay Time	t <sub>AD</sub>	—	50	ns	
Reset					
Reset Pulse Width	t <sub>WR</sub>	5	—	μs	
Reset to Bus Control Delay Time	t <sub>RG</sub>	100	—	ns	
A9, A8, DA7—DA0 (Address Mode)					
Address Setup Time	t <sub>AS</sub>	300	—	ns	
Address Hold Time	t <sub>AH</sub>	50	—	ns	
DA7—DA0 (Write Mode)					
Write Data Pulse Width	t <sub>DW</sub>	1800	—	ns	
Write Data Setup Time	t <sub>DS</sub>	50	—	ns	
Write Data Hold Time	t <sub>DH</sub>	100	—	ns	
DA7—DA0 (Read Mode)					
Read Data Access Time	t <sub>RA</sub>	—	350	ns	
DA7—DA0 (Inactive Mode)					
Tristate Delay Time	t <sub>TS</sub>	—	400	ns	

## TIMING DIAGRAMS




Fig 7 CLOCK AND BUS SIGNAL TIMING




Fig 8 RESET TIMING




Fig 9 LATCH ADDRESS TIMING




Fig 10 WRITE DATA TIMING




Fig 11 READ DATA TIMING